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A radically new type of associative memory, the ASSOCMEM, has 
been implemented in VLSI and tested. Analog circuit techniques are 
used to construct a network that evolves towards fully restored (digital) 
fixed-points that are the memories of the system. Association occurs 
on the whole source word, each bit of which may assume a continuous 
analog value. The network does not require the distinction of a search 
key from a data field in either the source or target words. A key may be 
dynamically defined by differentially weighting any subset of the source 
·. word. The key need not be exact; the system will evolve to the closest 
"'. memory. In the case when the key is the whole input word, the system 
' may be thought of as performing error correction. 
1 Introduction 
Conventional digital associative memories [1,2,3] have two character-:· 
istic shortcomings: (i) the association occurs on an a priori defined key,'. 
which must be supplied exactly, (ii) resolution of multiple matches often 
demands an additional serial polling algorithm (slow). In addition, they 
: only work on digital (restored) data, and thus are useless for recognition 
.. of patterns with grey scale. We have designed and tested a radically new 
genre of associative memory. In the ASSOCMEM, association takes place 
on the word as a whole; the result is the word stored in memory that is 
' closest to the supplied word. There is no distinction made between key 
· . and data. The convergence of the association process is guaranteed by 
· theory. The length of time required to perform the association depends, 
. in some sense, on the distance between the input and the result . 
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This novel behaviour is obtained through the use of analog circuit 
techniques to perform a "collective computation" [4]. Each bit of the 
word is represented by the state of an active element (amplifier). These 
elements are interconnected in a way to make the desired memory con-
tents stable states of the network. An association consists of setting 
the initial conditions of the network to a neutral state, then letting the 
network evolve to a fixed-point. 
A very simple example of such a network 
is the flip-l!op illustrated in Fig. I. It may be 
considered to operate in a continuous range 
between the signal rails + 1 and - 1. The 
neutral state is the well-known "hung• con-
dition where both inputs and outputs are 
equal. When the system is released, any dif-
ference between the inputs will cause the flip-
l!op to evolve to the closest stable state. This 
particular system may be thought of as hav-
Vt 
ing two memories, (+l,-1) and (-1,+1). Figure 1: Simple Fli.,.Flop. 
In general, a network will be represented by an interconnection ma-
trbc, as in Fig. 2. A considerable amount can be said about the be-
havioural properties of such a system: J, Hopfield has shown [5] that a 
symmetric interconnect matrbc guarantees the existence of stable states 
(i.e. that the network will not oscillate, but will ultimately reach con-
vergence), and has developed a synthetic technique for deriving a matrix 
with specified stable states [6]. This technique consists, in essence, of 
setting up a matrbc such that every active element reinforces every other 
active element, when the system is in the stable state. The stable state 
vector is represented by ii, (11; E {-1,+1}), and the connection between 
the output of amplifier j and the input of amplifier i represented by T;;. 
The connection matrbc may be obtained by taking the outer product iix ii 
(See Fig. 3). This matrbc is guaranteed to have the desired symmetry 
property (i.e. T;; = T;;). 
d11· N 
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Figure 2: Interconnection of active ele-
ments, and dynamic behaviour of 1yatem. 
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Figure 3: Reinforcement of 1table 1tate 
with matrix generated by oater product 
technique. 
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The evolution of the state of such a'network with time is inte,Preted 
· as an association in progress. Hopfield has proven the existence of an 
energy function [SJ that the system minimizes. The' local minima of this 
· function constitute the fixed-points, or memories, of the network: 
' Such associative memories have several appealing features .. , First, it 
.. '-·. is possible to indicate confidence on a bit-by-bit basis, by setting the 
.; initial conditions appropriately, i.e. by making certain bits weigh more 
heavily, if desired. This property allows the ASSOCMEM to accept ana-
log inputs, thus permitting it to process image or sound data. Secondly, 
all the bits are treated uniformly. The device may be thought of as an 
error-correcting machine, where randomly-occurring bit errors are cor-
rected. Thirdly, the actual memories are stored in the interconnect in a 
highly redundant fashion, making this architecture naturally fault toler-
ant. Simulation results have indicated that 10% to 20% of all connections 
may be destroyed with practically no loss of functionality~ If a sniall num-
ber of amplifiera are non-functional, they can still be "out-voted" by the 
rest of the network, and errors limited to those bits only.· · 
2 The Chip: Design and Fabrication 
The firat veraion of the ASSOCMEM was designed in 4µm nMOS 
technology, and has a dynamically programmable full interconnect. Con-
sequently, every amplifier must be connectable to every other amplifier, 
dictating a mesh topology with the amplifiers on the diagonal, and their 
input and output lines running orthogonal to each other. At each off-
diagonal node, an interconnection ~conductance", Gs;, is located. This 
topology (used in Fig. 3) produces a twe>-dimensional embedding of the 
interconnect graph implied by Fig. 2. 
2.1 Design of the active elements 
In order to achieve a general computation, both positive and neg-
ative signals and interconnect values must be representable. It is not 
" possible to fabricate negative resistances, as would be implied by a neg-
ative matrix element. The solution was to design the amplifiers to take 
differential inputs and generate complementary outputs. These inputs 
may be thought of as excitatory and inhibitory (ie. non-inverting and in-
verting). This duality allows us to represent "negative" V;'s while using 
only positive signals. Also, it guarantees symmetry between "positive" 
and "negative" V;'s, since they are in fact the same voltage, merely, on 
.. different lines (Fig. 4). The matched parameters of VLSI devices ensure 
a high CMRR for this configuration. 
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Figure 4.a: DuaJ..rail signal repreaentation Figure 4b: Variable Feedba.ek in T;; 
This dual-rail voltage representation on both input and output to 
the active elements greatly simplifies their design. The only constraint 
on the transfer function g(v;) is monotonicity (to guarantee convergence, 
by the energy theorem), and that the gain be sufficiently large. A loop 
gain of greater than 1 is required to create distinct stable states; a high 
gain guarantees that all outputs will be driven to the rails. We chose 
to implement the amplifiers with the simplest circuit element possible: 
an nMOS depletion-load inverter. Two inverters are required for each 
amplifier: one between the non-inverting input and the complemented 
output, and one between the inverting input and the uncomplemented 
output. Note that feedback through the matri:i: is required to ensure that 
the amplifier outputs are indeed complementary. If the two inverters are 
replaced by a pair of cross-coupled NOR gates (i.e. a simple SR flip-flop), 
this complementarity can be enforced at each diagonal (T;;) element. 
The design that was implemented allowed for both modes of op-
eration to be tested, by providing a variable strength cross-connection 
(CROSS_COUPLE) between the two inverters. The circuit diagram for 
the T;; element is shown in Fig. 5. Two pass transistors, gated on tf>i. 
allow the inputs of the amplifier to be latched. This capability is required 
for programming the interconnection matrix, and is desirable to halt the 
operation of the memory, for test purposes. 
v 
CROSS_ COUPLE 
v 
Figure S: T;; Element Schematic 
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2.2 Resistive Interconnect 
',, ' 
The resistive coupling, representing the G;j matrix, is provided by 
pass transistors, which constitute the functional part of the "G;1 El&-
ment• (Fig. 6), located at every off-diagonal location of the chip. These 
pass transistors are controlled by the tri-flop T;1 cell, which provides three 
interconnection strengths (+I, O, -I). When T;i =+I, the+ output of 
amplifier j is connected to the + input of amplifier i (excitation), and 
the - output is connected to the :_ input of the respective amplifiers 
(negative inhibition * excitation); the opposite is true for T;; = ,-1. If 
T;1 = O, all transistors are disconnected, and amplifier j has no direct in-
fluence on amplifier i. Each pass transistor is in series with an ENABLE 
transistor that allows the matrix to be selectively disengaged, providing 
a "single-step" operation. ": ::. ,~. , ,- .. ) · -
' , . V1 . I ENABLE ( <!>2) 
V1_· -1---'-~~~~-.-~~,-1 
Figure 6: Resistive Interconnect 
2.3 Programming the T;1 Elements 
The associative memory can be programmed to have a particular 
vector as a stable state by adding the outer product of that vector with 
itself to the existing T matrix. In the ASSOCMEM, this operation is a 
primitive of the hardware, and has been generalized to allow taking outer 
products of any two vectors. The components of the outer product are 
produced in place at the T;1 element where they are required, by placing 
one vector on the horizontal signal lines, and the other on the vertical 
lines. This calculation requires only a I-bit by I-bit multiplication (for 
vectors containing +I and -I exclusively), which can be implemented by 
an AND structure (Fig. 7). The result of the correlation is added to the 
present contents of the T;j cell, and the result is stored in the tri-flop T;; 
latch. 
The addition operation is truncated, and the behaviour is described in 
Table I. It should be noted that this operation is not associative (the final 
matrix depends on the order in which the memories were added); however, 
the symmetry of the final matrix is guaranteed (since all intermediate 
sums comprised symmetric matrices, in the case of outer products taken 
of a vector with itself). 
IS 
Presenl Slal c 
- 1 0 + l 
,.,.._. 
-..... 
..... + 1 0 +1 + 1 
Ouler Next 
0 - 1 0 + 1 
Producl Slalc 
v. - 1 +I 
- 1 1 - 1 0 
Figure 7 and Table 1: Programming the matrix 
The effect of truncating the matrix in this fashion was one aspect 
of the theory we were interested in investigating. Software simulation of 
this scheme indicated that little functionality would be lost, in the case 
of uncorrelated memories (memories sufficiently far apart in Hamming 
space, so that no small number of bits become crucial in differentiating 
between them). 
The complete schematic of the T1; element, and the interconnection 
"resistors", is shown in Fig. 8. It should be pointed out that all but four 
of the transistors are required just to implement the programmabilit11 of 
the ASSOCMEM. In many applications, the interconnect matrix could 
be determined a priori, and the chip fabricated to this specification. We 
estimate that 100 times as many active elements could be fabricated 
within the same die size, for a predetermined function. 
v 
cf>2J STATSIJ 
I> 
I>-
I> 
ij. 
STAftO 
Figure 8: Schematic of T1; elemen~ 
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3 Fabrication History 
The first version of this chip was fabricated by MO SIS, the ARPA chip 
broker, on run M41 U, in December 1983. It consisted of a 22 x 22 matrix, 
measuring 6700µm x 5700µm, and containing over 20,000 transistors 
(Fig. 9). The ASSOCMEM required 53 pads, as both inputs of each 
amplifier were brought out to pads. This redundancy was incorporated 
to increase ftexibility in testing the chip. Only one input per amplifier is 
required, as the complement could be generated on-chip. 
A second version of the chip was fabricated in May 1984, correcting 
some defects that made sections of the first chip non-functional and non-
observable. This redesign yielded testable chips; however, the chips were 
returned unbonded, and only a few could be bonded locally and tested. 
The yield was low, and no single project was fully functional. 
The desire for a larger sample size of chips prompted a third re-
submission, which incorporated a set of minor modifications making it 
possible for MOSIS to package and bond the ASSOCMEM. This set of 
chips was returned in November 1984, and is currently being tested. 
Figure 9: The ASSOCMEM 
4 Experimental Results 
The ASSOCMEM was tested on a dedicated, workstation-based func-
tional tester. The first sets of experiments were designed to measure the 
input-output characteristics of the active elements. The input of a sin-
gle T,, element was connected, (via T&; elements) to the outputs of the 
other amplifiers. The output of this element was monitored for 220,000 
randomly chosen input vectors (this operation corresponds to taking the 
inner product of the random input vector with a vector that is all ls}. 
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The resulting output was plotted as a function of the arithmetic sum of 
the input bits (i.e. the number of + l's in the input vector minus the 
number of - l's), as shown in Fig. 10. The symmetry of the graph 
demonstrates that the output is unbiased and the input sum to the ac-
tive element is balanced for an input vector containing equal numbers of 
+ l's and - l's. 
Tr•narer Charec lerlallc or Ta Elemenl 
100 
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• 
•• 
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- · - to -t• - to 10 •• • • 
Figure 10: Tii Transfer Characteristic 
The ability to arbitrarily set a single Ti; element confirmed the func-
tionality of the adder elements and tri-flops within each T,1 element. 
Several ring oscillators were programmed into the matrix, ranging from 
3 stages to 19 stages. A typical waveform is shown in Fig. 11. The 
results in Fig. 12 indicate a characteristic propagation delay of 510ns per 
stage. The ring oscillators required an asymmetric connection matrix, as 
oscillatory behavior is excluded for symmetric matrices. 
Figure 11: Ring Oscillator 
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The next experiment was to perform an actual association. Two 
random memories were programmed into the matrix, via the on-chip 
outer product and adder mechanisms, and were observed to be in fact 
' ' fixed points of the network. Due to the fast Tii elements, the convergence 
of the network, including the driving of the output pads, was generally 
completed within a few microseconds. 
If the function of the ASSOCMEM is considered to be that of an 
e rror-correcting code, it is useful to consider the final stable state as a 
function of the bit-errors in the initial state. Typical experimental re-
sults demonstrating the distinct regions of convergence for a two memory 
system are shown in Fig. 13. Effectively, this system always converges 
to the memory nearest in Hamming space to the initial condition . 
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Figure 13: Convergenci! Properties 
By using </>1 and </>2 as non-overlapping "clocks" to successively engage 
and disengage the connection matrix and Tii elements, it is possible to 
"single-step" through the convergence operation. Each step corresponds 
to the network synchronously performing an inner product calculation 
to obtain the next state from the present state. It can be proven that 
a network which converges in synchronous-update mode will also do so 
asynchronously (i.e. </>1 and </>2 ON simultaneously) , although the con-
verse is not true. For networks that do converge in single-step mode, it 
is interesting to observe the process in action (see Fig. 14) . In this illus-
tration, note that the intermediate results are restored approximations 
to the analog vo ltages within the ASSOCMEM, and that although two 
iterations appear identical, the convergence is not yet complete. 
Simulation results [6J have suggested an empirical limit on the num-
ber of uncorrelated memories that can be programmed into a Hopfield 
network to be approximately 15% of the number of active elements. Be-
yond this, spurious stable states begin to appear, often displacing desired 
memories. Since the network is based on mutual inhibition and reinforce-
ment, any correlation between memories causes some bits to be weighted 
more heavily than others. Statistical orthogonality between memories 
minimizes this effect. 
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A second limitation on the number of stable states arises due to the 
clipped nature of the T;; matrix. Hopfield and Feinstein 17] showed that 
the "attraction• of stable states decays exponentially with the number of 
memories subsequently added to the matrix. 
For the ASSOCMEM, it was found that up to three stable states could 
be reliably programmed, along with their complements (which appear due 
to the symmetry of the system). At all stages of the experimentation, 
consistency with simulation results was observed. 
Of the ten chips returned by MOSIS, all were found to be functional 
to the extent of permitting at least two stable states. A cif defect made 
a particular T;; element malfunction in all chips. On some chips, size-
able numbers of T;; elements were inoperative. A sample map, from a 
particularly bad chip, is shown in Fig. 15 ( "•" represent good T;; ele-
ments). Since care was taken to keep the CLEAR circuit simple, and 
the matrices on all chips were observed to clear correctly (and totally), it 
is postulated that the primary failure mode was T;; stuck-at-zero faults. 
Since null T;;'s do not contribute detrimentally to the operation of the 
network, even the ASSOCMEM of Fig. 15 was capable of memorizing 
two stable states, and associating to them. 
Incremental Aaaociation: 
(otable otates (hex): OFOFOF, OOOFFF) 
(vector written (hex): OOOOOF) 
Iteration O: V • 0000000000000000001111 
Iteration 1: V • 0000000000111100001111 
Iteration 2: V • 0000000000111100001111 
Iteration 3: V • 0001010000111100001111 
Iteration 4: V • 0011110000111100001111 
Figure 14: Single-Step Association 
5 Conclusions 
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Figure 15: T;; Yield Map 
The ASSOCMEM t . VLSI Both th • I repri:ien s a novel computational metaphor for 
. . ~ imp ementat1on and the functional behaviour of this chi 
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including analysis of "fuzzy• s P y : approach to other applications, 
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